The many faces of the JTAG port – Electronics World
IEEE 1149.1:IEEE Standard Test Access Port and Boundary Scan Architecture: Colin M. Maunder, Rodham E. Tulloss: 9780738182636: Amazon.com: Books
JTAG IEEE 1149.1 Standard WG
2.1.2. JTAG Chip Architecture
Reinventing JTAG for SoC debugging - Embedded.com
JTAG Architecture – VLSI Tutorials
IEEE 1149.1 JTAG - DMCS Pages for Students
IEEE JTAG 1149.x Standards - Corelis Boundary-Scan Blog
VLSI
Boundary-Scan Tool and Boundary-Scan Test (BST) | Intel
Boundary scan - Wikipedia
JTAG Boundary Scan Basics White paper
IEEE 1149.1 Boundary Scan
IEEE 1149.1:IEEE Standard Test Access Port and Boundary Scan Architecture: Colin M. Maunder, Rodham E. Tulloss: 9780738182636: Amazon.com: Books
JTAG Scan Chain Infrastructure Test - IssueWire
IEEE 1149.1 test acess port (JTAG) verification using verilog simulation | Semantic Scholar
Lecture 28 IEEE JTAG Boundary Scan Standard - ppt video online download
IEEE Std 1149.1-2001 - IEEE Standard Test Access Port and Boundary-Scan Architecture (Revision of IEEE Std 1149.1-1990 and IEEE Std 1149.1b-1994)
IEEE 1149.1 JTAG
